

# 8-Mbit (1024K x 8) Static RAM

#### **Features**

- · Very high speed: 45 ns
  - Wide voltage range: 2.20V–3.60V
- Pin compatible with CY62158DV30
- · Ultra low standby power
  - Typical standby current: 2 μA
  - Maximum standby current: 8 μA
- · Ultra low active power
  - Typical active current: 1.8 mA @ f = 1 MHz
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features
- · Automatic power down when deselected
- · CMOS for optimum speed/power
- Offered in Pb-free 48-ball VFBGA, 44-pin TSOP II and 48-pin TSOP I packages<sup>[1]</sup>


## Functional Description [2]

The CY62158EV30 is a high performance CMOS static RAM organized as 1024K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life<sup>™</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. Placing the device into standby mode reduces power consumption significantly when deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW). The eight input and output pins (IO<sub>0</sub> through IO<sub>7</sub>) are placed in a high impedance state when the device is deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW), the outputs are disabled (OE HIGH), or a write operation is in progress (CE<sub>1</sub> LOW and CE<sub>2</sub> HIGH and WE LOW).

To write to the device, take Chip Enables ( $\overline{CE}_1$  LOW and  $\overline{CE}_2$  HIGH) and Write Enable (WE) input LOW. Data on the eight IO pins (IO<sub>0</sub> through IO<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

To read from the device, take Chip Enables  $\overline{(CE}_1$  LOW and CE<sub>2</sub> HIGH) and  $\overline{OE}$  LOW while forcing the WE HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the IO pins. See the "Truth Table" on page 8 for a complete description of read and write modes.

## Logic Block Diagram





#### Notes

- For 48 pin TSOP I pin configuration and ordering information, please refer to CY62157EV30 Data sheet.
- 2. For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com.



## Pin Configurations [3]





#### **Product Portfolio**

							Power	Dissipatio	n	
Product	V <sub>CC</sub> Range (V)		Speed	Operating I <sub>CC</sub> (mA)			Standby I (uA)			
Floudet				(ns)	f = 1	MHz	f = 1	max	Standby, I <sub>SB2</sub> (μΑ)	
	Min	<b>Typ</b> <sup>[4]</sup>	Max		<b>Typ</b> <sup>[4]</sup>	Max	Typ <sup>[4]</sup>	Max	<b>Typ</b> <sup>[4]</sup>	Max
CY62158EV30LL	2.2	3.0	3.6	45	1.8	3	18	25	2	8

#### Notes

<sup>3.</sup> NC pins are not connected on the die.

<sup>4.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25^{\circ}C$ .



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage to Ground Potential –0.3V to  $V_{CC(max)}$  + 0.3V DC Voltage Applied to Outputs in High-Z State  $^{[5,\ 6]}$  ......-0.3V to V  $_{CC(max)}$  + 0.3V 

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	>2001V
Latch up Current	>200 mA

#### **Operating Range**

Product	Range	Ambient Temperature (T <sub>A</sub> )	<b>V</b> cc <sup>[7]</sup>
CY62158EV30LL	Industrial	–40°C to +85°C	2.2V - 3.6V

## Electrical Characteristics (Over the Operating Range)

5	Daniel de la constante de la c	T 1.0					
Parameter	Description	lest Co	nditions	Min	Typ <sup>[4]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$		2.0			V
		$I_{OH} = -1.0 \text{ mA}, V$	<sub>CC</sub> ≥ 2.70V	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA				0.4	V
		$I_{OL}$ = 2.1 mA, $V_{C}$	<sub>C</sub> ≥ 2.70V			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	$V_{CC}$ = 2.2V to 2.7	'V	1.8		V <sub>CC</sub> + 0.3V	V
		$V_{CC} = 2.7V \text{ to } 3.6$	2.2		V <sub>CC</sub> + 0.3V	V	
V <sub>IIL</sub>	Input LOW Voltage	V <sub>CC</sub> = 2.2V to 2.7V		-0.3		0.6	V
		V <sub>CC</sub> = 2.7V to 3.6V		-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		<b>–</b> 1		+1	μА
l <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub>	, Output Disabled	<b>–</b> 1		+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$		18	25	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels		1.8	3	mA
I <sub>SB1</sub>	Automatic CE Power down Current — CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2\text{V},  \text{CE}_2 \le 0.2\text{V}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V},  \text{V}_{\text{IN}} \le 0.2\text{V})$ $\text{f} = \text{f}_{\text{max}}  \text{(Address and Data Only)},$ $\text{f} = 0  \text{(OE and WE)},  \text{V}_{\text{CC}} = 3.60\text{V}$			2	8	μА
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE Power down Current — CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2^{\text{V}}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2^{\text{V}}$ $\text{f} = 0, \text{V}_{\text{CC}} = 3.60^{\text{V}}$	or V <sub>IN</sub> <u>&lt;</u> 0.2V,		2	8	μА

## Capacitance<sup>[9]</sup>

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF


- N<sub>IL(min)</sub> = -2.0V for pulse durations less than 20 ns.
   V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75V for pulse duration less than 20 ns.
   Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Only chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be at CMOS level to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.
   Tested initially and after any design or process changes that may affect these parameters.




### Thermal Resistance<sup>[9]</sup>

Parameter	Description	Test Conditions	BGA	TSOP II	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	72	76.88	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		8.86	13.52	°C/W

### **AC Test Loads and Waveforms**





Equivalent to: THÉVENIN EQUIVALENT


	$R_TH$	
OUTPUT•	<del>_</del> ~~	<b>⊸</b> ∨ <sub>TH</sub>

Parameters	2.5V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
$V_{TH}$	1.20	1.75	V

## Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Description Conditions Min		Typ <sup>[4]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.5			V
I <sub>CCDR</sub> <sup>[8]</sup>	Data Retention Current	$V_{CC} = 1.5V, \overline{CE}_1 \ge V_{CC} - 0.2V$ or $CE_2 \le 0.2V, V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$		2	5	μА
t <sub>CDR</sub> <sup>[9]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[10]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

#### **Data Retention Waveform**



#### Note

10. Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100~\mu s$  or stable at  $V_{CC(min)} \ge 100~\mu s$ .



## Switching Characteristics (Over the Operating Range) [11]


<b>5</b>	Post title	45	11.24		
Parameter	Description	Min	Max	Unit	
Read Cycle		1	•	•	
t <sub>RC</sub>	Read Cycle Time	45		ns	
t <sub>AA</sub>	Address to Data Valid		45	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		ns	
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Data Valid		45	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		22	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[12]</sup>	5		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[12, 13]</sup>		18	ns	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[12]</sup>	10		ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z <sup>[12, 13]</sup>		18	ns	
t <sub>PU</sub>	CE₁ LOW and CE₂ HIGH to Power Up	0		ns	
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to Power Down		45	ns	
Write Cycle <sup>[14]</sup>					
t <sub>WC</sub>	Write Cycle Time	45		ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	35		ns	
t <sub>AW</sub>	Address Setup to Write End	35		ns	
t <sub>HA</sub>	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Setup to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	35		ns	
t <sub>SD</sub>	Data Setup to Write End	25		ns	
t <sub>HD</sub>	Data Hold from Write End	0		ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[12, 13]</sup>		18	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[12]</sup>	10		ns	

 <sup>11.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1V/ns), timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in "AC Test Loads and Waveforms" on page 4.
 12. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
 13. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
 14. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.




## **Switching Waveforms**

**Read Cycle No. 1** (Address Transition Controlled) $^{[15,\ 16]}$ 



Read Cycle No. 2 (OE Controlled)[16, 17]




Notes
15. <u>De</u>vice is continuously selected. <u>OE</u>, <u>CE</u><sub>1</sub> = V<sub>IL</sub>, CE<sub>2</sub> = V<sub>IH</sub>.
16. <u>WE</u> is HIGH for read cycle.
17. Address valid before or similar to <u>CE</u><sub>1</sub> transition LOW and CE<sub>2</sub> transition HIGH.




## Switching Waveforms (continued)

Write Cycle No. 1 (WE Controlled)[14, 18, 19]



Write Cycle No. 2 ( $\overline{CE}_1$  or  $CE_2$  Controlled)[14, 18, 19]



#### Notes

- 18. Data IO is high impedance if  $\overline{\text{OE}}$  = V<sub>IH</sub>.


  19. If  $\overline{\text{CE}}_1$  goes HIGH or  $\overline{\text{CE}}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in high impedance state.

  20. During this period, the IOs are in output state. Do not apply input signals.



## Switching Waveforms (continued)

Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)[19]



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	Data in	Write	Active (I <sub>CC</sub> )


## **Ordering Information**

Speed (ns)	Ordering Code	Ordering Code Package Diagram Package Type				
45	CY62158EV30LL-45BVXI	51-85150	48-ball Very Fine Pitch Ball Grid Array (Pb-free)	Industrial		
	CY62158EV30LL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)			





## **Package Diagrams**

Figure 1. 48-Ball VFBGA (6 x 8 x 1 mm), 51-85150



TOP VIEW






51-85150-\*D





### Package Diagrams (continued)


Figure 2. 44-Pin TSOP II, 51-85087

D[MENSION [N MM ([NCH) MAX M]N.









MoBL is a registered trademark, and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



## **Document History Page**

Document Title: CY62158EV30 MoBL <sup>®</sup> , 8-Mbit (1024K x 8) Static RAM Document Number: 38-05578				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	270329	See ECN	PCI	New Data Sheet
*A	291271	See ECN	SYT	Converted from Advance Information to Preliminary Changed I $_{CCDR}$ from 4 to 4.5 $\mu A$
*B	444306	See ECN	NXR	Converted from Preliminary to Final. Removed 35 ns speed bin Removed "L" bin. Removed 44 pin TSOP II package Included 48 pin TSOP I package Changed the $I_{CC}$ Typ value from 16 mA to 18 mA and $I_{CC}$ max value from 28 mA to 25 mA for test condition f = fax = $1/t_{RC}$ . Changed the $I_{CC}$ max value from 2.3 mA to 3 mA for test condition f = 1MHz. Changed the $I_{SB1}$ and $I_{SB2}$ max value from 4.5 $\mu$ A to 8 $\mu$ A and Typ value from 0.9 $\mu$ A to 2 $\mu$ A respectively. Updated Thermal Resistance table Changed Test Load Capacitance from 50 pF to 30 pF. Added Typ value for $I_{CCDR}$ . Changed the $I_{CCDR}$ max value from 4.5 $\mu$ A to 5 $\mu$ A Corrected $t_R$ in Data Retention Characteristics from 100 $\mu$ s to $t_{RC}$ ns Changed $t_{LZOE}$ from 3 to 5 Changed $t_{LZCE}$ from 6 to 10 Changed $t_{HZCE}$ from 22 to 18 Changed $t_{RCE}$ from 30 to 35 Changed $t_{RCE}$ from 6 to 10 Updated the ordering Information and replaced the Package Name column with Package Diagram.
*C	467052	See ECN	NXR	Included 44 pin TSOP II package in Product Offering. Removed TSOP I package; Added reference to CY62157EV30 TSOP I Updated the ordering Information table
*D	1015643	See ECN	VKN	Added footnote #8 related to I <sub>SB2</sub> and I <sub>CCDR</sub>